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Abstract
This paper describes high-voltage CMOS buffer architecture that uses low-voltage transistors. The voltage capability of presented architecture is nearly three times
larger than the voltage capability of used MOSFET's.
This buffer topology could be used to provide 3.3V compatibility of 1.2V and 1.5V digital ICs implemented in
standard CMOS technology. A 7V circuit-prototype was
fabricated in 0.25pm 2.5V CMOS technology. Performed
measurements demonstrate stress-free operation in both
active and high-impedance mode.

Introduction
As CMOS technology scales below 0.2pm, allowed suppIy voltages become significantly lower than previous 3.3V
and 5V standards [l]. Because of economic reasons, systems usually use chips spanning several technology generat.ions. As a result, a 3.3V IC might need to interface with
another IC designed to operate from lower supply voltage
(such as 1.5V). This scenario presents a serious problem:
The buffer circuits of the 1.5V IC neither can provide nor
snstain [when in high-impedance state) a 3.3V drive.
One could solve the above problem in two ways. The
first approach is t o use "dual-supply'' technology. Kowever, the use of technology that has two types of transistors'
such as 1.5V(low-voltage) and 3.3V (high-voltage) devices,
increases production cost2.
The second approach is to develop buffer architectures
that have high-voltage capabilities and use only low-voltage
transistors. Reported to date high-volta&-&ufSerswith
low-voltuge transistors (HVBILVT) can be classified into
two basic groups: 1) circuits with both high-voltage tolerance and high-voltage drive; 2) circuits with high-voltage
tolerance and low-voltage drive. The conceptual schematics of these two types of HVB/LVT's are shown in Fig. 1.
The pad driver in Fig. l(a) consists of n-channel and pchannel cascode stacks. The cascodes allow output t o traverse between 0 and Vhzgh while the liyS's and Vgd's of
all four transistors remain lower than l/ZVhigh [2]. Thiis,
the voltage capability of Fig. I(a) pad driver is two times
larger than the voltage capability of used MOSFET's. For
'Marly sub-0.2fi.m technologies are "dual-supply" technologies
2This increase could be as much as 20%.

16)

Figure 1: Conceptual schematics of high-voltage tristate-capable
output buffers: (a) with 2X drive and 2 X tolerance; (b) with
"regular"( 1X) drive and 2X tolerance;
proper operation the cascode pad driver requires two inphase input signals. Both signals must have low-voltage
(1/2Vhigh) swing. These signals are provided through two
"regular" inverter chains and are generated by the. levelshifter circuit. The level-shifter takes a 0-to- 1/2Vhigh input and produces signal that swings between 1/2Vhigh and
Vhigh. Naturally, the level-shifter must be implemented in
such a way that none of its transistors experiences voltage
overstress.
Unlike previously discussed HVB/LVT the circuit shown
in Fig. l(b) is biased from the lower supply voltage. As a
result its output drive is only O-to-l/PVhi,h . The structure however allows pad voltage to exceed supply (when
the buffer is in tristate mode), i.e. the circuit has highvoltage tolerance (= Vh+). Three problems have been
eliminated to achieve this 2 X tolerance [ 3 ] : 1) Vag overstress of n-channel transistor; 2) conduction, of p-channel
transistor; 3) forward biasing of the drain-bulk pn juncti" of p-chan7ieI transistor. The first problem is resolved
by using an n-channel cascode, while the second and the
third are eliminated by using dynamic gate and bulk biasing (conceptually illustrated using two pairs of switches).
Recently, two HVB/LVT's with beyond-2X voltage capabilities have been reported. Clark [4] has developed
circuit with 3.3V drive and 5V tolerance using 2V transistors, while Singh and Salem [5] have extended the stressfree range of a cascode stack beyond supply a.nd ground
with approximately one threshold voltage. Both circuits
use dynamic gate biasing .
In the next two Sections we will describe an HVB/LVT
that has a stress-free range of nearly 3 X . Its high-voltage
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is achieved by means of suitable dynamic gate
biasing.
High-Voltage Pad Driver
The conceptual schematic of pad driver having stress-free
range of 3 S is shown in Fig. 2 ( a ) . In this citcuit the pad
voltage controls S I and ,572 switches3 which provide dynamic gate biasing for the triple cascode. None of the used
six transistors will experience V,, or Tidg voltage overstress
if the following conditions are satisfied:
Stsays ON
Turns ON/OFF
s1 1/3Vhigh < Vpad < 2/3vhiyh Vpnd < 1/36~iyh
SO 1/3Vhigh < Vpnd < 2/3vhigh v p n d > 2/3Vhigh
The fact that SImust be ON when its control voltage (i.e.
Vpnd)is lower than the switch terminal voltages suggests
that SI should be implemented using p-channel transistor.
S2 on the other hand should be implemented using 11channel transistor because it must be ON when its control
voltage is higher than its terminal voltages.
The gates of both switch transistors should be controlled by Vpad,but they can not be directly connected
to the pad node4. For stress-free operation the gate voltage of psl must follow V p a d but it should never exceed
2/3Vhigl,. Similarly, the gate voltage of n S 2 must follow Vpad but it should never go below 1/3Vhigh. When
Fig. 2(a) pad driver is in tristate mode, nodes “1” and
“2” have the required voltage excursions5.
The above observations lead to Fig. 2(b) pad driver.
The circuit was simulated using models for Lucent’s 0.25pm
2.5V technology and Vhish of 7 . 5 v . It was placed in tristate modo (i.e. both nl and p l - OFF) and the pad voltage was varied between 0 and 7.5V. As expected, the
gate-source and gate-drain voltages of all eight transistors
remain bounded to h2.5V. Unfortunately, in active mode
VI is not only function of Vout (i.e. V p a d ) but it is also
function of the gate voltage of transistor n1 (i.e. V g n l ) .
Similarly, V 2 is function of both Vpad and VgP1. As a reand
sult, immediately after each input transition both p s ~
n ~ are
z ON and conducting large ”shot-trough’’ current.
More importantly, during the same time the gate oxides of
both 713 and p3 are subjected to voltage overstress. This
problem is eliminated in the circuit of Fig. 2(c). Here,
the triple cascode is split into two separate circuits, one of
them is always operated in tristate and the switching transistors are shared. The controls for the switching transistors are derived from the ”always-tristate” circuit. Switch
transistors p s l and nsa-respond only to changes in Vpad
and provide dynamic protection for transistors n 3 ~
and
p 3 A . However, since the drain and gate nodes of these two
S2 must not be ON a t the same time.
4Direct connection would result in voltage overstress of switch
transistors.
5V1 follows V p a d down to ground, but it would not increase much
beyond 2/3vhz9),- Vt,. V2 on the other hand follows Vpad to supply
rail but it would not decrease significantly below 1/3vhZgh + Vtp.
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Figure 2 : Evolution of 3 X pad driver: a) conceptual schematic. 0)
implementation that works well in tristate mode but fails in active
mode. c) implementation that works well both in tristate and active
modes. d ) reduced topology. e) topology where the DS overstress of
transistors 7 ~ and
3 ~p 3 has
~
been eliminated.

transistors are coupled respectively to the gate and drain
nodes of 7 1 3 8 and p 3 B the switches also provide protection
for n 3 and
~
p 3 B . Eliminating the ”unused” R I A , n 2 ~p, l ~
and p 2 we
~ obtain the HVB/LVT shown in Fig. 2(d)
The gate-source (GS) and gate-drain (GD) voltages of
all ten transistors are always limited to f1/3Vhigh . Unfortunately, drain-source (DS) voltages of transistors TQA,
p 3 A , n3B and p 3 B exceeds 1/3Vhigh (by a t least one threshold voltage).
To keep v d s of 7 2 3 ~5 1/3vhigh we have to pull node
“1A” up to 2/3Vhiyh. This is accomplished in Fig. 2(e) via
~ 1/3Vhigh
transistor nup. Similarly, to keep V d s of n 3 5
we have to pull node “2A” down to 1/3Vhigh which is
accomplished via transistor P d o u n . Note that when acdirectly to 2/3Vhigh.
tivated 7 1 , ~does not connect
Instead, it connects it to node “G” which for high pad
voltages acquire desired 2/3Vhigh value. Similarly, node
“2A” is brought down to 1/3Vhigh via node “G”, i.e. indirectly. This is intentionally done in order to guarantee
that transistors nUpand pdomn are not stressed.
The final problem that needs to be addressed is the
drain-source overstress of transistors n 3 ~
and p 3 B . w e
will briefly discuss what causes the drain-source overstress
of transistor n38 and we will provide circuit solution to
this problem6.
When the pad voltage equals Vhigh the drain-source

‘u”

‘The

p

3

case
~
is analogous and will not be discussed here.

Figure 4: High-voltage level-shifter using impulse-driven KS latch:

3:

Evolution of 3 X pad driver with no DS overstress of
transistors n 3 B and p 3 B .

(a) conceptual schematic; (b) an implementation based upon a "oneshot" circuit,;

equally sized input and load transistors, Fig. 4(a) inverter
voltages of transistors n 2 ~
and 7 2 3 8 (see Fig. 3(a)) are: structures exhibit gain of near-unity for large signals. InVDSn2B = 1/3Vhigh
(VG'S~
-~
V BG S ~ ~and
R )V D S ~ ~=B verter gain is on first order insensitive t o process and
1/3Vhi,h
VGSn3B respectively.
Immediately after in- temperature variations. Fig. 4(a) level-shifter architecture
put transition both V G . ~ ~and
~ BV G S ~ ~increase
~B
so that however dissipates (static) power.
cascode transistors coiild carry the current conducted by
The static powcr dissipation could be reduced if the two
nlB. These changes would alter VDS,~ZB
and V D S ~ , ~ B
.
inverters
are impulse driven. To minimize static powcr
According to the first equation, the change in V D S ~ ~consumption
B
we have to minimize input pulse duration7.
can be kept low (t,hus V D S ~could
~ B be kept approxi- If t,he two inverter structure are pulse driven both invertw
rnat,ely constant, and equal to 1/3Vhzgh) by making n 2 B
outputs will be "high" most of the time. In order t o be
and n.38 identical in size. The second equation reveals able t o retain its state, the latch must be implemented
that r i 3 ~would experience an overstress of VGSn3B . This using N A N D gates (as opposed to N O R ghtes).
overstress could be prevented by connecting an additional
Schematic of the complete level-shifter circuit is shown
cascode transistor as shown in Fig. 3(b). With n 4 in
~
in Fig. 4(b). Desired impulse drive is realized using a
~B
place, drain-source voltage of n3B becomes V D S ~ =
"one-shot," circuit. This circuit employs three MOS in1/3Vhi,tl (VGSn3B - V G S ~ ~ BThis
) . drain-source voltage
verters, two N A N D gates and a NAND-based RS latch
can now be kept nearly constant and equal to 1/3Vhigh by
(RS2). Transistors n i n ~n, i n ~R, , ~ A and n , 1 ~are also
simply making ndBand n 3 g identical in size. This drainpart of the one-shot circuit'. Pulse is produced at the
source overstress protection requires gate of n 4 to~ have
( R ~ ~ whenever
B )
there is positive
gate of transistor n i n ~
potential of v h t y h whenever the pad node has potential
(negative) input transition. T h e duration of the produced
V h i y h . The gate potential of transistor 7 1 4 8 should howpulse is approximately equal to T M O S
T
~
~+ T~R S ;/
ever be lowered t o 1/3Vhigh as pad node traverses toward
where TMOS is the delay of the MOS inverter, T ~ , ~is /
ground, i.e. ~ 1 requires
4 ~
Q Vhigh - to - 1/3Vhigh dynamic
the delay of the nin - n,l inverter and TRS is the switching
gate biasing. Such biasing is readily available - node "2,4"
delay of the used RS latch. As long as RS1 and RS2 arc
in Fig. 2(e) circuit.
equally loaded arid present minor loading t o their correSimilarly, the drain-source overstress of p38 is elimisponding driving circuits, the duration of the generated
nated by the addition of p * cascode
~
transistor. As shown driving pulses would be sufficient, t o guarantee switching
in Fig. 3(c) required dynamic biasing (0 - to - 2/3Vhiyh) of latch RS1.
is obtained by directly connecting the gat,e of transistor
pqg to node "1A".
Experimental Results
Tristate-capable 7V output buffer (see Fig. 5) was fabThe Level-Shifter Circuit
ricated with Lucent's 0.25pm 2.5V CMOS process. The
Level-shifter consists of two inverters and an RS latrh
circuit was dcsigned to drive lOpF of load capacitance at,
(see Fig. 4(a)). Each inverter is comprised of input tran2 0 0 M H z . Pad driver transistor sizes (all in pm) are as
sistor ( n t n &
~ n z n ~a)cascode
,
stack (the n , ' ~ )and load
7Pulse tlurabion however should be sufiiciently large so that RS
transistor ( ~ L &
A R L B ) . Cascode transistors provide overlatch could change its state.
stress protection for the input devices. For effective over*The two-transistor structures n , , ~- 7 L ~ l . 4 and n,,,B
can
be viewed as inverters.
stress protection all devices must have the same size. With
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Figure 5: Schematic of complete 7V/2.5V CMOS output buffer.
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The circuit was tested extensively. Twenty three packaged
parts (out of 25 tested) were functional. On-wafer probing was also performed successfully. To verify high-voltage
capability, internal nodes ( I A , 2A and G) had to be measured while the buffer was being operated in "packagelike e n ~ i r o n m e n t " ~The
.
obtained waveforms were then
compared to output (pad) waveform. The potential differences L t -Via, V,,t - Vza and LblL1- Vc are indicative of
presence/absence of GS-GD voltage overstress. These differences indeed remain bounded to approximately It2.5V
(see Fig. 6 and Fig. 7).
Conclusion
We have presented high-voltage output buffer. The voltage drive and tolerance of the developed circuit is nearly
three times larger than that of used MOS devices. The
circuit has been experimentally verified in 0.25pm 2.5V
CMOS process, but it can be used in any other CMOS process. The use of proposed architecture entails performancecost tradeofflo.
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in active mode: Measured waveforms. All figures: 5nsldev and 2V/dev (100mV/dev
with 20 : 1 probes).
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Figure 7: Developed 7V/2.5V output buffer in tristate mode: Measured waveforms. All figures: 5nsldev and 2V/dev (100mVldev
with 20 : 1 probes).
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gThis was done by bonding a bare die directly on a PCB and
using active (Pico) probes.
'ONO dual-supply technology is required, but the performance is
inferior to that of a "regular" buffer implemented with high-voltage
devices.

I

Figure 6: Developed 7V/2.5V output buffer

